## Features

- Fast Read Access Time - 120 ns
- Automatic Page Write Operation
- Internal Address and Data Latches for 128 Bytes
- Internal Control Timer
- Fast Write Cycle Time
- Page Write Cycle Time - 10 ms Maximum
- 1 to 128-byte Page Write Operation
- Low Power Dissipation
- 80 mA Active Current
- $300 \mu \mathrm{~A}$ CMOS Standby Current
- Hardware and Software Data Protection
- DATA Polling for End of Write Detection
- High Reliability CMOS Technology
- Endurance: $10^{4}$ or $10^{5}$ Cycles
- Data Retention: 10 Years
- Operating Range: 4.5 V to 5.5 V , -55 to $+125^{\circ} \mathrm{C}$
- CMOS and TTL Compatible Inputs and Outputs
- Batch Tested for 10 Krad TID and 70 MeV Latch-up Capability
- JEDEC Approved byte-Wide Pinout
- 435 Mils Wide 32-Pin Flat Pack Package


## Description

The AT28C010-12DK is a high-performance Electrically Erasable and Programmable Read-Only Memory. Its one megabit of memory is organized as 131,072 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 120 ns with power dissipation of just 440 mW . When the device is deselected, the CMOS standby current is less than $300 \mu \mathrm{~A}$.
The AT28C010-12DK is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 128 -byte page register to allow writing of up to 128 bytes simultaneously. During a write cycle, the address and 1 to 128 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA POLLING of I/O7. Once the end of a write cycle has been detected a new access for a read or write can begin.
Atmel's 28C010 has additional features to ensure high quality in manufacturing. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 128 bytes of EEPROM for device identification or tracking.

## Space

1-megabit
( $128 \mathrm{~K} \mathrm{x} \mathrm{8)}$
Paged Parallel EEPROMs

## Pin Configuration

| Pin Name | Function |
| :--- | :--- |
| A0 - A16 | Addresses |
| $\overline{\mathrm{CE}}$ | Chip Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\mathrm{I} / \mathrm{O}-\mathrm{I} / \mathrm{O} 7$ | Data Inputs/Outputs |
| NC | No Connect |

FLATPACK

|  | Top View |  |  |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| A16 | 1 | 32 | $\square \mathrm{VCC}$ |
| A15 | 2 | 31 | $\square \mathrm{NC}$ |
| A12 | 3 | 30 | $\square \overline{\mathrm{WE}}$ |
| A7 | 4 | 29 | A14 |
| A6 | 5 | 28 | A13 |
| NC | 6 | 27 | A8 |
| A5 | 7 | 26 | A9 |
| A4 | 8 | 25 | A11 |
| А3 | 9 | 24 | $\square \overline{\text { O }}$ |
| A2 | 10 | 23 | A10 |
| A1 | 11 | 22 | $\square \overline{C E}$ |
| A0 | 12 | 21 | $\square \mathrm{I}$ O7 |
| 1/OO | 13 | 20 | I/O6 |
| 1/01 | 14 | 19 | I/O5 |
| 1/O2 | 15 | 18 | $\mathrm{I} / \mathrm{O} 4$ |
| GND | 16 | 17 | I/O3 |

## Block Diagram



## Device Operation

- READ: The AT28C010-12DK is accessed like a Static RAM. When $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ are low and $\overline{\mathrm{WE}}$ is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state when either $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$ is high. This dual-line control gives designers flexibility in preventing bus contention in their system.
- BYTE WRITE: A low pulse on the $\overline{\mathrm{WE}}$ or $\overline{\mathrm{CE}}$ input with $\overline{\mathrm{CE}}$ or $\overline{\mathrm{WE}}$ low (respectively) and $\overline{\mathrm{OE}}$ high initiates a write cycle. The address is latched on the falling edge of $\overline{\mathrm{CE}}$ or $\overline{\mathrm{WE}}$, whichever occurs last. The data is latched by the first rising edge of $\overline{\mathrm{CE}}$ or $\overline{\mathrm{WE}}$. Once a byte write has been started it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of $\mathrm{t}_{\mathrm{wc}}$, a read operation will effectively be a polling operation.
- PAGE WRITE: The page write operation of the AT28C010-12DK allows 1 to 128 bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; the first byte written can then be followed by 1 to 127 additional bytes. Each successive byte must be written within $150 \mu \mathrm{~s}\left(\mathrm{t}_{\mathrm{BLC}}\right)$ of the previous byte. If the $\mathrm{t}_{\mathrm{BLC}}$ limit is exceeded the AT28C010-12DK will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A7-A16 inputs. For each WE high to low transition during the page write operation, A7-A16 must be the same.
- The A0 to A6 inputs are used to specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.
- DATA POLLING: The AT28C010-12DK features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data to be presented on I/O7. Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. DATA Polling may begin at anytime during the write cycle.
- TOGGLE BIT: In addition to DATA Polling the AT28C010-12DK provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling and valid data will be read. Reading the toggle bit may begin at any time during the write cycle.
- DATA PROTECTION: If precautions are not taken, inadvertent writes may occur during transitions of the host system power supply. Atmel has incorporated both hardware and software features that will protect the memory against inadvertent writes.
- HARDWARE PROTECTION: Hardware features protect against inadvertent writes to the AT28C010-12DK in the following ways: (a) $\mathrm{V}_{\mathrm{CC}}$ sense - if $\mathrm{V}_{\mathrm{CC}}$ is below 3.8 V (typical) the write function is inhibited; (b) $\mathrm{V}_{\mathrm{CC}}$ power-on delay - once $\mathrm{V}_{\mathrm{CC}}$ has reached 3.8 V the device will automatically time out 5 ms (typical) before allowing a write: (c) write inhibit - holding any one of $\overline{\mathrm{OE}}$ low, $\overline{\mathrm{CE}}$ high or $\overline{\mathrm{WE}}$ high inhibits write cycles; (d) noise filter - pulses of less than 15 ns (typical) on the $\overline{\mathrm{WE}}$ or $\overline{\mathrm{CE}}$ inputs will not initiate a write cycle.
- SOFTWARE DATA PROTECTION: A software controlled data protection feature has been implemented on the AT28C010-12DK. When enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP feature may be enabled or disabled by the user; the AT28C010-12DK is shipped from Atmel with SDP disabled.
- SDP is enabled by the host system issuing a series of three write commands; three specific bytes of data are written to three specific addresses (refer to Software Data Protection Algorithm). After writing the 3 -byte command sequence and after $\mathrm{t}_{\mathrm{wc}}$ the entire AT28C010-12DK will be protected against inadvertent write operations. It should be noted, that once protected the host may still perform a byte or page write to the AT28C010-12DK. This is done by preceding the data to be written by the same 3-byte command sequence used to enable SDP.
- Once set, SDP will remain active unless the disable command sequence is issued. Power transitions do not disable SDP and SDP will protect the AT28C010-12DK during power-up and power-down conditions. All command sequences must conform to the page write timing specifications. The data in the enable and disable command sequences is not written to the device and the memory addresses used in the sequence may be written with data in either a byte or page write operation.
- After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of $t_{w c}$, read operations will effectively be polling operations.
- DEVICE IDENTIFICATION: An extra 128 bytes of EEPROM memory are available to the user for device identification. By raising A9 to $12 \mathrm{~V} \pm 0.5 \mathrm{~V}$ and using address locations 1 FF80H to 1FFFFH the bytes may be written to or read from in the same manner as the regular memory array.
- OPTIONAL CHIP ERASE MODE: The entire device can be erased using a 6-byte software code. Please see Software Chip Erase application note for details.

DC and AC Operating
Range

|  |  | AT28C010-12DK-12 |
| :--- | :--- | :---: |
| Operating <br> Temperature (Case) | Mil. | $-55^{\circ} \mathrm{C}-125^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CC}}$ Power Supply | $5 \mathrm{~V} \pm 10 \%$ |  |

## Operating Modes

| Mode | CE | OE | WE | I/O |
| :--- | :---: | :---: | :---: | :--- |
| Read | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{D}_{\mathrm{OUT}}$ |
| Write $^{(2)}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{D}_{\mathrm{IN}}$ |
| Standby/Write Inhibit $\quad \mathrm{V}_{\mathrm{IH}}$ | $\mathrm{X}^{(1)}$ | X | High Z |  |
| Write Inhibit | X | X | $\mathrm{V}_{\mathrm{IH}}$ |  |
| Write Inhibit | X | $\mathrm{V}_{\mathrm{IL}}$ | X |  |
| Output Disable | X | $\mathrm{V}_{\mathrm{IH}}$ | X | High Z |

Notes: 1. X can be VIL or VIH.
2. Refer to AC Programming Waveforms

## Electrical Characteristics

## Absolute Maximum Ratings*


*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC Characteristics

| Symbol | Parameter | Condition | Min | Max |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Load Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+1 \mathrm{~V}$ |  | 10 |
| $\mathrm{I}_{\mathrm{LO}}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{IO}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $\mathrm{~V}_{\mathrm{CC}}$ Standby Current CMOS | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+1 \mathrm{~V}$ |  | 10 |
| $\mathrm{I}_{\mathrm{SB} 2}$ | $\mathrm{~V}_{\mathrm{CC}}$ Standby Current TTL | $\overline{\mathrm{CE}}=2.0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+1 \mathrm{~V}$ |  | 300 |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Active Current | $\mathrm{f}=5 \mathrm{MHz} ; \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}$ |  | 3 |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage |  |  | 8 A |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage |  |  | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ | 2.0 | mA |
| $\mathrm{~V}_{\mathrm{OH} 1}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |  | V |
| $\mathrm{~V}_{\mathrm{OH} 2}$ | Output High Voltage CMOS | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A} ; \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 4,2 | V |

## AC Read Characteristics

| Symbol | Parameter | AT28C010-12DK |  | Units |
| :--- | :--- | :--- | :--- | :---: |
|  |  | Min | Max |  |
| $\mathrm{t}_{\mathrm{ACC}}$ | Address to Output Delay |  | 120 | ns |
| $\mathrm{t}_{\mathrm{CE}}{ }^{(1)}$ | $\overline{\mathrm{CE}}$ to Output Delay |  | 120 | ns |
| $\mathrm{t}_{\mathrm{OE}}{ }^{(2)}$ | $\overline{\mathrm{OE}}$ to Output Delay | 0 | 50 | ns |
| $\mathrm{t}_{\mathrm{DF}}{ }^{(3,4)}$ | $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$ to Output Float | 0 | 50 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}$ or Address, whichever occurred <br> first | 0 | ns |  |

## AC Read Waveforms ${ }^{(1)(2)(3)(4)}$

ADDRESS


Notes: 1. $\overline{\mathrm{CE}}$ may be delayed up to $\mathrm{t}_{\mathrm{ACC}}-\mathrm{t}_{\mathrm{CE}}$ after the address transition without impact on $\mathrm{t}_{\mathrm{ACC}}$.
2. $\overline{\mathrm{OE}}$ may be delayed up to $\mathrm{t}_{\mathrm{CE}}-\mathrm{t}_{\mathrm{OE}}$ after the falling edge of $\overline{\mathrm{CE}}$ without impact on $\mathrm{t}_{\mathrm{CE}}$ or by $t_{A C C}-t_{\mathrm{OE}}$ after an address change without impact in $t_{A C C}$.
3. $t_{D F}$ is specified from OE or CE wichever occurs first ( $C L=5 \mathrm{pF}$ ).
4. This parameter is characterized and is not $100 \%$ tested.

## Input Test Waveforms and Measurement Level



## Output Test Load



## Pin Capacitance

$\mathrm{f}=1 \mathrm{MHz}, \mathrm{T}=25^{\circ} \mathrm{C}^{(1)}$

| Symbol | Typ | Max | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | 4 | 10 | pF | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\text {OUT }}$ | 8 | 12 | pF | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |

Note: 1. This parameter is $100 \%$ characterized and is not $100 \%$ tested.

## AC Write Characteristics

| Symbol | Parameter | Min | Max |
| :--- | :--- | :---: | :---: |
| $\mathrm{t}_{\mathrm{AS}}, \mathrm{t}_{\mathrm{OES}}$ | Address, $\overline{\mathrm{OE}}$ Set-up Time | 0 |  |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time | 50 | ns |
| $\mathrm{t}_{\mathrm{CS}}$ | Chip Select Set-up Time | 0 | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | Chip Select Hold Time | 0 | ns |
| $\mathrm{t}_{\mathrm{WP}}$ | Write Pulse Width $(\overline{\mathrm{WE}}$ or $\overline{\mathrm{CE}})$ |  |  |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Set-up Time | 100 | ns |
| $\mathrm{t}_{\mathrm{DH}}, \mathrm{t}_{\mathrm{OEH}}$ | Data, $\overline{\mathrm{OE}}$ Hold Time | 50 | ns |

## AC Write Waveforms

## $\overline{W E}$ Controlled



## $\overline{\mathrm{CE}}$ Controlled



## Page Mode Characteristics

| Symbol | Parameter | Min | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| $t_{\text {wC }}$ | Write Cycle Time |  | 10 | ms |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Set-up Time | 0 |  | ns |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time | 50 |  | ns |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Set-up Time | 50 |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0 | ns |  |
| $\mathrm{t}_{\mathrm{WP}}$ | Write Pulse Width | 100 |  | ns |
| $\mathrm{t}_{\mathrm{BLC}}$ | Byte Load Cycle Time |  |  |  |
| $\mathrm{t}_{\mathrm{WPH}}$ | Write Pulse Width High | 50 | 150 | ns |

Page Mode Write Waveforms ${ }^{(1)(2)}$


Notes: 1. A7 through A16 must specify the page address during each high to low transition of $\overline{\mathrm{WE}}$ (or $\overline{\mathrm{CE}}$ ).
2. $\overline{\mathrm{OE}}$ must be high only when $\overline{\mathrm{WE}}$ and $\overline{\mathrm{CE}}$ are both low.

## Chip Erase Waveforms



## Software Data

Figure 1. Protection Enable Algorithm ${ }^{(1)}$


Notes: 1. Data Format: I/O7-I/O0 (Hex); Address Format: A14-A0 (Hex).
2. Write Protect state will be activated at end of write even if no other data is loaded.
3. 1 to 128 bytes of data are loaded.

Figure 2. Protection Disable Algorithm ${ }^{(1)}$


Notes: 1. Data Format: I/O7-I/O0 (Hex); Address Format: A14-A0 (Hex).
2. Write Protect state will be activated at end of write even if no other data is loaded.
3. Write Protect state will be deactivated at end of write period even if no other data if loaded.
4. 1 to 128 bytes of data are loaded.

Software Protected Program Cycle Waveform ${ }^{(1)(2)(3)}$


Notes: 1. A0-A14 must conform to the addressing sequence for the first 3 bytes as shown above.
2. After the command sequence has been issued and a page write operation follows, the page address inputs (A7-A16) must be the same for each high to low transition of $\overline{\mathrm{WE}}$ (or $\overline{\mathrm{CE}}$ ).
3. $\overline{\mathrm{OE}}$ must be high only when $\overline{\mathrm{WE}}$ and $\overline{\mathrm{CE}}$ are both low.

## Data Polling Characteristics ${ }^{(1)}$

| Symbol | Parameter | Min | Typ | Max |
| :--- | :--- | :---: | :---: | :---: |
| $t_{\text {DH }}$ | Data Hold Time | 10 |  |  |
| $t_{\text {OEH }}$ | $\overline{\text { OE Hold Time }}$ | 10 |  | ns |
| $\mathrm{t}_{\mathrm{OE}}$ | $\overline{\text { OE to Output Delay }}{ }^{(2)}$ |  |  | ns |
| $\mathrm{t}_{\mathrm{WR}}$ | Write Recovery Time | 0 |  | ns |

Notes: 1. These parameters are characterized and not $100 \%$ tested.
2. See AC Read Characteristics.

## $\overline{\text { Data }}$ Polling Waveforms



Toggle Bit Characteristics ${ }^{(1)}$

| Symbol | Parameter | Min | Typ | Max |
| :--- | :--- | :---: | :---: | :---: |
| $t_{\text {DH }}$ | Data Hold Time | 10 |  |  |
| $t_{\text {OEH }}$ | $\overline{O E}$ Hold Time | 10 |  | ns |
| $t_{\text {OE }}$ | $\overline{\text { OE to Output Delay }}{ }^{(2)}$ |  |  |  |
| $t_{\text {OEHP }}$ | $\overline{\text { OE High Pulse }}$ | 150 |  | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 0 |  | ns |

Notes: 1. These parameters are characterized and not $100 \%$ tested.
2. See AC Read Characteristics.

Toggle Bit Waveforms ${ }^{(1)(2)(3)}$


Notes: 1. Toggling either $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$ or both $\overline{\mathrm{OE}}$ and $\overline{\mathrm{CE}}$ will operate toggle bit.
2. Beginning and ending state of I/O6 will vary.
3. Any addres location may be used but the address should not vary.

## Ordering Information

| $\mathrm{t}_{\mathrm{ACC}}$ (ns) | $\mathrm{I}_{\mathrm{Cc}}(\mathrm{mA})$ |  | Ordering Code | Package | Packing |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Active | Standby |  |  |  |
| 120 | 80 | 0.3 | AT28C010-12DK-E | FP32.4 | Engineering Samples |
|  |  |  | AT28C010-12DK-M |  | Standard Military Temperature |
|  |  |  | AT28C010-12DK-MQ |  | QML Q |
|  |  |  | AT28C010-12DK-SV |  | QML V |

## Packaging Information

FP32.435
32F, 32-Lead, Non-Windowed, Ceramic Bottom
Brazed Flat Package (Flatpack)
Dimensions in Inches and Millimeters
MIL-STD-1835 F-18 CONFIG B
JEDEC OUTLINE MO-115


|  | Min MM Max |  | INCH |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Mi n | Max |
| A | 1.78 | 2. 72 | . 070 | . 107 |
| b | 0.38 | 0.48 | . 015 | . 019 |
| c | 0.075 | 0.15 | . 003 | . 007 |
| D | 20.62 | 21.03 | . 812 | . 828 |
| E | 10.92 | 11.18 | . 430 | . 440 |
| E2 | 8. 46 | 8. 82 | 333 | 347 |
| k | 0. 20 | 0.38 | . 008 | . 015 |
| k1 | 0.63 | BSC | . 02 |  |
| e | 1. 27 | BSC | . 05 |  |
| L | 6. 65 | 8. 20 | . 262 | . 323 |
| Q | 0.66 | ---- | . 026 | ---- |
| S | 0.13 | ----- | . 005 | . 045 |
| N | 32 |  | 32 |  |

## Atmel Corporation

2325 Orchard Parkway
San Jose, CA 95131
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

## Regional Headquarters

Europe
Atmel Sarl
Route des Arsenaux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
Tel: (41) 26-426-5555
Fax: (41) 26-426-5500

## Asia

Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369

## Japan

9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581

## Atmel Operations

## Memory

2325 Orchard Parkway
San Jose, CA 95131
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314
Microcontrollers
2325 Orchard Parkway
San Jose, CA 95131
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314
La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
Tel: (33) 2-40-18-18-18
Fax: (33) 2-40-18-19-60
ASIC/ASSP/Smart Cards
Zone Industrielle
13106 Rousset Cedex, France
Tel: (33) 4-42-53-60-00
Fax: (33) 4-42-53-60-01
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759
Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
Tel: (44) 1355-803-000
Fax: (44) 1355-242-743

## RF/Automotive

Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759

## Biometrics/Imaging/Hi-Rel MPU/

High Speed Converters/RF Datacom
Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
Tel: (33) 4-76-58-30-00
Fax: (33) 4-76-58-34-80
e-mail
literature@atmel.com
Web Site
http://www.atmel.com

Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

